SYNTHESIS OF DEDUCTIVE FORMULAS FOR PRIMITIVES
DOI:
https://doi.org/10.26906/SUNZ.2025.3.051Keywords:
modeling, simulation, fault, deductive modeling, Fault Simulation, vector logic, combinational logic circuit, verification, testingAbstract
Relevance. Deductive analysis of digital systems and components is the most effective tool for test synthesis, assessing their quality, and diagnosing faults in real time. The essence of deductive modeling is to use synthesis digital subcircuits, which are a necessary hardware addition to the initial functionality, designed to transport incoming fault lists to external outputs. Subcircuits implemented in software or hardware exceed the useful functionality several times. Therefore, the effectiveness of using deductive analysis should be considered from the standpoint of increasing productivity, reducing equipment costs and integral time for designing a digital system and entering the electronic technology market. The purpose of the research is to reduce the time for modeling faults in logic circuits based on the synthesis of deductive functions. The object of the study is modeling faults in digital systems and components. The subject of the study is the deductive analysis of digital systems and components. Results. The study analyzed the main problems that accompany modern fault modeling. The trends of the latest modeling methods were considered. To build a defect modeling sequencer that is invariant to the input test sets, deductive formulas for transporting input fault lists to external outputs for X-functions from a finite number of variables are synthesized. The structure of a deductive simulator of logical X-functions is proposed. The advantages of a deductive simulator of logical X-functions were analyzed.Downloads
References
1. Hahanov, V., Gharibi, W., Chumachenko, S., and Litvinova E. (V2024), “Vector Synthesis of Fault Testing Map For Logic”, IAES International Journal of Robotics and Automation, vol. 13, no. 3, pp. 293-306, doi 10.11591/ijra.v13i3.pp293-306. DOI: https://doi.org/10.11591/ijra.v13i3.pp293-306
2. Gharibi W. Vector-logic computing for faults-as-address deductive simulation IAES International Journal of Robotics and Automation. – 2023. – Т. 12. – №. 3. – С. 274-288. DOI: 10.11591/ijra.v12i3.pp274-288 DOI: https://doi.org/10.11591/ijra.v12i3.pp274-288
3. Хаханов В.І. Дедуктивний аналіз та діагностування логічних Х-функцій / В.І Хаханов, І.В. Ємельянов, М.М. Любарський. С.В. Чумаченко, Є.І. Литвинова. Л.В. Ларченко // Радіоелектроніка та інформатика. – 2018. – №1. – С.55-63.
4. E.J. Marinissen, Yervant Zorian, “Guest Editors' Introduction: The Status of IEEE Std 1500”, In IEEE Design & Test of Computers, no 26(1), pp.6-7, 2009. DOI: https://doi.org/10.1109/MDT.2009.10
5. M. Abramovici, Digital System Testing and Testable Design, Comp. Sc. Press, 1998.
6. H. Fujiwara, "Fault Simulation," In the book “Logic Testing and Design for Testability”, MIT Press, pp.84-108, 1985. DOI: https://doi.org/10.7551/mitpress/4317.003.0006
7. R. Ubar, J. Kõusaar, M. Gorev and S. Devadze, "Combinational fault simulation in sequential circuits," In 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, pp. 2876-2879, 2015. DOI: https://doi.org/10.1109/ISCAS.2015.7169287
8. T. Hosokawa, H. Takano, H. Yamazaki, K. Yamazaki, "A Diagnostic Fault Simulation Method for a Single Universal Logical Fault Model," In 2017 IEEE 22nd Pacific Rim International Symposium on Dependable Computing (PRDC), Christchurch, pp. 217-218, 2017. DOI: https://doi.org/10.1109/PRDC.2017.38
9. C. Dhiliban, S. Govindaraju, "Fault simulation and analysis of VLSI circuit using n-detect test sets," 2016 Online Int. Conf. on Green Engineering and Technologies, Coimbatore, pp. 1-5, 2016. DOI: https://doi.org/10.1109/GET.2016.7916785
Downloads
Published
Issue
Section
License
Copyright (c) 2025 Anna Hahanova, Irina Hahanova, Vladimir Obrizan, Olga Shevchenko, Heorhii Kulak
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
